RISC-V Summit has ended
December 6-8, 2021 | San Fransisco, CA + Virtual
Learn More & Register Now

Back To Schedule
Wednesday, December 8 • 3:30pm - 3:55pm
Systematically Securing the RISCV - Secure Foundation for Embedded Functionality - Marko Mitic, NVIDIA

Sign up or log in to save this to your schedule, view media, leave feedback and see who's attending!

Feedback form is now closed.
Drawing inspiration from the academic/industry work around Multiple Independent Levels of Security and Safety (MILS), NVRISCV/Peregrine security architecture is presented that offers multiple isolated execution environments - partitions, all running on the same physical processor with SW defined and HW enforced capabilities. NVRISCV is NVIDIA’s implementation of the RISC-V ISA and Peregrine subsystem includes NVRISCV and multiple peripherals. They show how fine-grain access controls, formally verified for correctness, allow following the principle of least privilege for each partition. NVRISCV provides secure boot that starts with an immutable HW, the chain of trust extends to the Secure Monitor in SW, where partition policies are set up and isolation enforced using HW controls. Boot and Secure Monitor software is implemented in SPARK, formally verifiable programming language with verification toolset. Holistic approach on HW/SW security must consider attacks outside of defined architecture. The HW is hardened against in-field attacks, via multiple countermeasures they present in detail as well as the offensive research analysis against the architecture.

avatar for Marko Mitic

Marko Mitic

Software Security Architect, NVIDIA
Marko is a Software Security Architect focused on secure system design and product security. For the past 8 years at NVIDIA he worked on designing key security aspects for the core system software architecture and drove offensive security practices for GPU system software. He was... Read More →

Wednesday December 8, 2021 3:30pm - 3:55pm PST
Room 3005/3007