RISC-V Summit has ended
December 6-8, 2021 | San Fransisco, CA + Virtual
Learn More & Register Now

Back To Schedule
Wednesday, December 8 • 10:30am - 10:40am
Lightning Talk: Adding H Support to the NOEL-V Microprocessor - Stefano Ribes, De-RISC Project

Sign up or log in to save this to your schedule, view media, leave feedback and see who's attending!

Feedback form is now closed.
As part of the Dependable Real-Time Infrastructure for Safety Critical Computer (De-RISC) project, the open-source NOEL-V RV64GC processor has been extended to support the Hypervisor (H) extension of the RISC-V ISA. The talk will describe the engineering effort involved to implement the H extension and the resulting impact on parameters such as implementation complexity.

avatar for Stefano Ribes

Stefano Ribes

Design Engineer, Cobham Gaisler AB
Stefano Ribes, Licentiate of Technology in Computer Engineering, Working for CAES Space Division, Gaisler products and part of the De-RISC project. Stefano's experience is in digital design with a focus on AI accelators and High Level Synthesis.

Wednesday December 8, 2021 10:30am - 10:40am PST
Room 3005/3007
  Beyond the RISC-V ISA
  • Talk Type Virtual
  • Presentation Slides Attached Yes