RISC-V Summit has ended
December 6-8, 2021 | San Fransisco, CA + Virtual
Learn More & Register Now

Back To Schedule
Monday, December 6 • 4:00pm - 4:25pm
Algorithm Acceleration for RISC-V Processors using High-Level Synthesis - Russell Klein, Siemens EDA

Sign up or log in to save this to your schedule, view media, leave feedback and see who's attending!

Feedback form is now closed.
Increasing the performance and efficiency of a RISC-V designs can be done by moving compute intensive functions from software, running on the CPU, into hardware accelerators. These accelerators can take the form of new instructions, co-processors, or bus based peripherals. One way to create this type of accelerator is to use High-Level Synthesis (HLS). HLS takes a C or C++ function and synthesizes a functionally equivalent Register Transfer Level (RTL) hardware description. This RTL description can be used to create the hardware accelerator for an ASIC or FPGA. This session will show you how to create different types of accelerators using HLS and how to integrate them into RISC-V processor designs. An AI inferencing algorithm and a an encryption algorithm will be used as examples to show how the accelerator can impact the performance and power consumption of a RISC-V design.


Russell Klein

Engineer, Siemens EDA
Russell Klein is a program director with Siemens EDA in the High-Level Synthesis group. He is focused on algorithm acceleration using HLS. By off-loading complex or compute intensive functions from the CPU into hardware accelerators the performance and power consumption of the system... Read More →

Monday December 6, 2021 4:00pm - 4:25pm PST
Room 3005/3007