RISC-V Summit has ended
December 6-8, 2021 | San Fransisco, CA + Virtual
Learn More & Register Now

Back To Schedule
Monday, December 6 • 2:10pm - 2:30pm
Keynote: The Future of RISC-V has No Limits - Dr. Yunsup Lee, Co-Founder & Chief Technology Officer, SiFIve

Sign up or log in to save this to your schedule, view media, leave feedback and see who's attending!

Feedback form is now closed.
Learn from one of the inventors of RISC-V the technical details behind the highest performance RISC-V processor IP, and why it is so critical for the future of RISC-V. RISC-V has grown from humble academic origins into a worldwide industry standard for an immense range of commercial products. At SiFive, RISC-V has no limits.

avatar for Dr. Yunsup Lee

Dr. Yunsup Lee

Co-Founder & Chief Technology Officer, SiFIve
Yunsup is SiFive’s Chief Technology Officer and co-founder. Yunsup received his PhD from UC Berkeley, where he co-designed the RISC‑V ISA and the first RISC-V microprocessors with Andrew Waterman, and led the development of the Hwacha decoupled vector-fetch extension. Yunsup also... Read More →

Monday December 6, 2021 2:10pm - 2:30pm PST
Room 3008 - 3012
  Keynote Sessions
  • Presentation Slides Attached Yes