RISC-V Summit has ended
December 6-8, 2021 | San Fransisco, CA + Virtual
Learn More & Register Now

Back To Schedule
Tuesday, December 7 • 10:30am - 10:55am
RISC-V Compatible Processor IP by Syntacore: Compact Open-source MCU to Multicore Linux - John Hartley, Syntacore

Sign up or log in to save this to your schedule, view media, leave feedback and see who's attending!

Feedback form is now closed.
We describe family of the state-of-the-art RISC-V compatible microprocessor core IP developed by Syntacore with specific focus on details of our 64bit product line and roadmap. SCRx family includes nine cores with comprehensive features targeted at different applications: from compact SCR1 MCU core, which is one of the first fully open industry-grade RISC-V compatible cores (available since 2017) to efficient Linux-capable 64bit multicore SCR7. Different cores can be used together in heterogeneous multicore clusters with atomics and memory coherency. SCRx cores deliver competitive performance at low power already in baseline configurations. On the top, Syntacore provides a one-stop workload-specific processor customization service to enable customer designs’ differentiation via significant performance and efficiency boost. Industry-standard interfacing options support (AHB, AXI, ACE) enables seamless integration with existing designs. In the session, we detail cores features, benchmarks and collateral availability and highlight new additions to the product line.

avatar for John Hartley

John Hartley

Chief Commercial Officer, Syntacore
Mr. Hartley has over 28 years of experience in the semiconductor industry, having held senior sales and marketing positions in Europe, Asia and the Americas at companies such as Microchip, Tundra Semiconductor (now IDT), PLX (now Broadcom) and UltraSoC (now Siemens Mentor). Most recently... Read More →

Tuesday December 7, 2021 10:30am - 10:55am PST
Room 3005/3007
  Beyond the RISC-V ISA