RISC-V Summit has ended

Create Your Own Event

RISC-V Summit

December 6-8, 2021 | San Fransisco, CA + Virtual
Learn More & Register Now

9:00am PST

XiangShan: an Open-source High-performance RISC-V Processor - Yungang Bao, Institute of Computing Technology, Chinese Academy of Sciences (ICT, CAS) Room 3004/3006

9:30am PST

Implementing Functionally-safe RISC-V IP for Automotive and Safety Critical Applications - Shubu Mukherjee, SiFive Room 3005/3007

10:45am PST

Lightning Talk: Open-Source RISC-V Cores with Industrial Strength Verification - Simon Davidmann & Lee Moore, Imperas Software Room 3004/3006

11:00am PST

Lightning Talk: De-RISC, the Horizon 2020 Project that will Create the First RISC-V, Fully European Platform for Aerospace - Paco Gómez-Molinero, fentISS Room 3004/3006 Implementation of an Out-of-order RISC-V Vector Unit - Roger Espasa, SemiDynamics Technology Services Room 3005/3007

11:15am PST

Lightning Talk: Adding 32-bit Linux Support to ARIANE/CVA6 Open-source Application Core - Sébastien Jacq & Jérôme Quévremont, Thales Room 3004/3006

11:30am PST

Vitruvius: An Area-Efficient RISC-V Decoupled Vector Accelerator for High Performance Computing - Francesco Minervini & Oscar Palomar Perez, Barcelona Supercomputing Center - BSC Room 3005/3007 Extending RISC-V Instructions for 5G Intelligent RAN Base Stations - Gururaj Padaki & Sriram Rajagopal, EdgeQ Room 3004/3006

1:40pm PST

Keynote: Are the RISC-V Design Freedoms Leading to RISK in Verification Quality? - Larry Lapides, Vice President Sales, Imperas Software Ltd. Room 3008 - 3012

1:55pm PST

Keynote: Bringing RISC-V to Life: Building our Software Ecosystem - Philipp Tomsich, Founder and Chief Technologist, VRULL GmbH Room 3008 - 3012

2:10pm PST

Keynote: The Future of RISC-V has No Limits - Dr. Yunsup Lee, Co-Founder & Chief Technology Officer, SiFIve Room 3008 - 3012

3:05pm PST

Demo: 10 Minute RISC-V Custom Instructions - Zdenek Přikryl, Codasip Exhibit Hall - 2nd Floor - RISC-V Demo Theater

3:30pm PST

RISC-V on Edge: Porting EVE and Alpine Linux to RISC-V - Roman Shaposhnik & Kathy Giori, ZEDEDA Inc. Room 3004/3006

4:00pm PST

Lightning Talk: Accelerating Real-World AI Software using the RISC-V Vector Extension - Colin Davidson & Alastair Murray, Codeplay Software Room 3004/3006

4:15pm PST

Lightning Talk: Using and Extending RISC-V in an Analog Matrix Processor for Neural Networks - David Luo, Mythic & Dr Zdeněk Přikryl, Codasip Room 3004/3006

4:30pm PST

Advanced Interrupt Architecture and Advanced CLINT - Anup Patel, Western Digital & John Hauser, Independent Researcher Room 3005/3007 Hard Real-Time vs High Performance Real-Time Applications on PolarFire SoC - Hugh Breslin, Microchip Technology Room 3004/3006

5:05pm PST

Demo: Hands-on with SiFive Performance P550 and SiFive Freedom Studio - Joshua Smith, SiFive Exhibit Hall - 2nd Floor - RISC-V Demo Theater

9:00am PST

Support for Non-Coherent I/O Devices in RISC-V - Greg Favor & David Kruckemyer, Ventana Micro Systems Room 3005/3007 Performance Monitoring in RISC-V using perf - Atish Patra, Western Digital Room 3004/3006

9:30am PST

Continuous Innovation in Embedded RISC-V Processors - Drew Barbier, SiFive Room 3005/3007 ACPI for RISC-V: Enabling Server Class Platforms - Sunil V L, Ventana Micro Systems Room 3004/3006

10:05am PST

Demo: Formal Verification of RISC-V Cores - Saša Stamenković, OneSpin Exhibit Hall - 2nd Floor - RISC-V Demo Theater

10:20am PST

Demo: Brief Introduction to the 5 Levels of RISC-V Processor Verification - Kevin McDermott & Lee Moore, Imperas Software Exhibit Hall - 2nd Floor - RISC-V Demo Theater

10:30am PST

RISC-V Compatible Processor IP by Syntacore: Compact Open-source MCU to Multicore Linux - John Hartley, Syntacore Room 3005/3007

11:00am PST

Lightning Talk: RISQV-HT: A RISC-V Microcontroller Delivering Post-Quantum Secure Encryption - and Hardware Trojans - Alexander Hepp, Technical University of Munich Room 3005/3007 The Future of RISC-V Heterogeneous Embedded Virtualization Architectures - Sandro Pinto & José Martins, Universidade do Minho Room 3004/3006

11:15am PST

Lightning Talk: Enabling Software Emulation for RISC-V Heterogeneous Cores Architecture - Cui Jin & Ley Foon Tan, StarFive Technology Room 3005/3007

11:30am PST

RISC-V Debug in the OS-A Platform - Paul Donahue, Ventana Micro Systems Room 3005/3007

1:30pm PST

Keynote: State of the Union - Krste Asanović, Professor, EECS Dept, U.C Berkeley / Chief Architect and Co-Founder, SiFive Inc. Room 3008 - 3012

1:45pm PST

Keynote: Beefing Up the Datacenter Accelerators - Charlie Su, President and CTO, Andes Technology Room 3008 - 3012

2:40pm PST

Keynote: Profiles and Platforms: RISC-V Convergence - Greg Favor, CTO, Ventana Micro Systems Room 3008 - 3012

3:20pm PST

Demo: How Software can Enable your Next RISC-V Device - Jeff Hancock, Siemens Embedded Exhibit Hall - 2nd Floor - RISC-V Demo Theater

3:30pm PST

AI-RISC - Custom Extensions to RISC-V for Energy-efficient AI Inference at the Edge of IoT - Vaibhav Verma, University of Virginia Room 3005/3007 Sail Specification for RISC-V P-Extension - Bow-Yaw Wang, Academia Sinica, Taiwan & Jenq-Kuen Lee, National Tsing Hua University, Taiwan Room 3004/3006

4:00pm PST

Exploring the Zce Code-size Reduction ISA Extension - Tariq Kurd, Huawei UK Room 3005/3007 BoF: How RISC-V CPU Design Impacts Performance of Copy Function and Network Speed - Akira Tsukamoto, AIST Room 3004/3006

9:00am PST

Lightning Talk: Functional Gap between RISC-V V and SPIR-V: a Study Case on the Graphics Domain - Abel Bernabeu, Esperanto Technologies Room 3005/3007

9:15am PST

Lightning Talk: A Zero Trust Security Architecture For RISC-V SoC/ Platform - Suresh Sugumar, Technology Innovation Institute Room 3005/3007

9:30am PST

Radiation Hardening and Fault-Tolerance Features of the NOEL-V RISC-V Processor - Jan Andersson, CAES Space System Division, Gaisler Room 3005/3007

10:05am PST

Demo: RISC-V Software Debug in an Emulation Environment - Andy Meier, Siemens Exhibit Hall - 2nd Floor - RISC-V Demo Theater

10:20am PST

Demo: Software Design: Porting Software to RISC-V using Imperas Virtual Platforms - Katherine (Kat) Hsu & Manny Wright, Imperas Software Exhibit Hall - 2nd Floor - RISC-V Demo Theater

10:30am PST

Lightning Talk: Adding H Support to the NOEL-V Microprocessor - Stefano Ribes, De-RISC Project Room 3005/3007

10:45am PST

Lightning Talk: A Secure RISC-V Based SoC for Autonomous UAVs Navigation - Davide Rossi, University of Bologna & Daniele Palossi, IDSIA USI-SUPSI Lugano Room 3005/3007

11:00am PST

Unveiling the SweRV Core EH3 - Zvonimir Bandic, Western Digital Room 3005/3007

11:30am PST

A Requirements-based Test Suite for the C Standard Library: SuperGuard - Marcel Beemster, Solid Sands B.V. Room 3004/3006

1:50pm PST

Keynote: Is Hardware/software Co-design for Applications Now a Reality with RISC-V? - Kevin McDermott, Vice President Marketing, Imperas Software Ltd Room 3008 - 3012

3:20pm PST

Demo: Debian Linux at octacore SCR7-based SDK - Sergey Yakushkin, Syntacore Exhibit Hall - 2nd Floor - RISC-V Demo Theater

3:30pm PST

TEEP (Trusted Execution Environment Provisioning) and Software Updates for Internet of Things (SUIT) on RISC-V - Akira Tsukamoto, AIST Room 3004/3006

4:00pm PST

Lightning Talk: Enabling RISC-V Software Ecosystem with VisionFive - an Affordable and Open Source RISC-V Single Board Development Platform with Support for Fedora - Chin Hu Ong, StarFive Technology Room 3004/3006 IOPMP Updates: The Protection of IOPMP - Paul Shan-Chyun Ku, Andes Technology Room 3005/3007

4:15pm PST

Lightning Talk: First Volume Production RISC-V Silicon/SOC to Provide Complete Personal Computing Platform Solution Targeting Mid-range and Edge Computing - Johnson Sun, StarFive Room 3004/3006

4:30pm PST

Architecture Design for Security: Do’s and Don’ts - Gregory T. Sullivan, Dover Microsystems, Inc. Room 3005/3007