Loading…
RISC-V Summit has ended
December 6-8, 2021 | San Fransisco, CA + Virtual
Learn More & Register Now

avatar for Dr. Marjan Radi

Dr. Marjan Radi

Western Digital
Research Technologist Engineer, NVM Systems Architecture
Dr. Marjan Radi started her high-tech career at Western Digital as an R&D Technologist in September 2017, after completing her post-doc at the University of Iowa. She holds a Bachelor of Science degree in Computer Software Engineering, Master of Science in Computer Software Engineering, and a Ph.D. in Computer Science. Marjan’s expertise includes cache coherence protocols, distributed storage systems, non-volatile memory architecture, computer networks, and in-network and near-memory compute.
Since joining Western Digital’s NVM Systems Architecture Research group, Dr. Radi has been instrumental in developing and promoting the OmniXtend coherent interconnect protocol for the RISC-V ecosystem. At present CHIPS Alliance is cooperating with RISC-V International to standardize an OmniXtend-based fully open unified memory coherence bus to foster architectural and software innovation for data-centric applications.

Dr. Radi has published many peer-reviewed articles in top venues and was awarded numerous patents in the area of computer networks, distributed in-network cache management and fault-tolerant caches, data-center-scale coherent and consistent shared main-memory systems, NVMe software stack, NVMe/NVMeoF storage architectures, computational storage, and SDN-enabled datacenters. She is also a member of Strategic Exploration/New Markets and CPU Processor Invention Review Boards at Western Digital. She is actively serving as the technical program committee member for conferences and journals in her areas of expertise and was awarded as a Recognized Reviewer by Elsevier journals. Dr. Radi is a co-chair of the Open Hardware Diversity Alliance dedicated to the professional growth of women and underrepresented minorities in the open-source hardware community and semiconductor industry. Dr. Radi has 24 published peer-reviewed papers with over 840 citations, 2 issued US patents and 14 patent applications in process with USPTO.
  • Timezone
  • Filter By Date RISC-V Summit Dec 6 - 8, 2021
  • Filter By Venue San Fransisco, CA
  • Filter By Type
  • Beyond the RISC-V ISA
  • Breaks
  • Demo Theater
  • Expo Hall
  • Industry Targeted Solutions
  • Keynote Sessions
  • Registration
  • Software Stack Integration and Development Tools
  • Talk Type
  • Presentation Slides Attached