RISC-V Summit has ended
December 6-8, 2021 | San Fransisco, CA + Virtual
Learn More & Register Now

avatar for Francesco Minervini

Francesco Minervini

Barcelona Supercomputing Center - BSC
Research Engineer

Contact Me

Francesco Minervini received the MSc. and the BSc. from the University of Rome "La Sapienza" in 2018 and 2015, respectively. He has been working as an RTL Research Engineer for BSC for three years, as the main designer of the EPI (European Processor Initiative) Vector Accelerator. He's also a PhD student at the Polytechnic University of Catalonia (UPC). His main interests are on vector architectures, reconfigurable interconnects and multi-core systems.
  • Timezone
  • Filter By Date RISC-V Summit Dec 6 - 8, 2021
  • Filter By Venue San Fransisco, CA
  • Filter By Type
  • Beyond the RISC-V ISA
  • Breaks
  • Demo Theater
  • Expo Hall
  • Industry Targeted Solutions
  • Keynote Sessions
  • Registration
  • Software Stack Integration and Development Tools
  • Talk Type
  • Presentation Slides Attached