RISC-V Summit has ended
December 6-8, 2021 | San Fransisco, CA + Virtual
Learn More & Register Now

avatar for Jayesh Iyer

Jayesh Iyer

Esperanto Technologies
Principal Architect
Jayesh Iyer Is a Principal Architect at Esperanto, and one of its early employees, responsible for architectural definition and performance analysis of the SOC. Prior to that, he was at Intel labs for 13 years working on advanced CPU architectures including HW/SW co-designed microprocessors using binary translation technology. He has over 40 US/International patents and publications and has been invited for peer-reviews for leading conferences/journals in computer architecture.
  • Timezone
  • Filter By Date RISC-V Summit Dec 6 - 8, 2021
  • Filter By Venue San Fransisco, CA
  • Filter By Type
  • Beyond the RISC-V ISA
  • Breaks
  • Demo Theater
  • Expo Hall
  • Industry Targeted Solutions
  • Keynote Sessions
  • Registration
  • Software Stack Integration and Development Tools
  • Talk Type
  • Presentation Slides Attached