RISC-V Summit has ended
December 6-8, 2021 | San Fransisco, CA + Virtual
Learn More & Register Now

avatar for Cui Jin

Cui Jin

StarFive International Pte. Ltd.
Principle Engineer
Cui Jin is working as a principal engineer in architecture team of StarFive, working on RISC-V SoC micro-architecture modelling and simulation. Before joining StarFive, he has more than 10 year industrial experience, working as a principal engineer in Huawei Singapore Research Centre and as a staff engineer in Intel Mobile Communications Singapore after obtaining PhD from Nanyang Technological University in 2012. His expertise is on both computing micro-architecture and embedded software development, including hypervisor(virtualization), OS kernel, driver/firmware, compiler, EDA tools(placement and routing algorithm), CPU/FPGA architecture modelling, simulation, exploration and performance profiling & optimization. He participated and played critical roles in some industrial project developments, including mobile SoC, baseband chip, DSP/FPGA architecture design in both Intel and Huawei.
  • Timezone
  • Filter By Date RISC-V Summit Dec 6 - 8, 2021
  • Filter By Venue San Fransisco, CA
  • Filter By Type
  • Beyond the RISC-V ISA
  • Breaks
  • Demo Theater
  • Expo Hall
  • Industry Targeted Solutions
  • Keynote Sessions
  • Registration
  • Software Stack Integration and Development Tools
  • Talk Type
  • Presentation Slides Attached