Loading…
RISC-V Summit has ended
December 6-8, 2021 | San Fransisco, CA + Virtual
Learn More & Register Now

avatar for Aneesh Raveendran

Aneesh Raveendran

Centre for Development of Advanced Computing, Bangalore
Principal Technical Officer
Aneesh Raveendran is currently working as a Principal Technical Officer in Secure Hardware and VLSI Design (SHVD) Group at Centre for Development of Advanced Computing (C-DAC), Bangalore, India. His research interests are RISC Processor Architectures, Floating point unit, Posit arithmetic unit, AI/ML Hardware Accelerators, RISC-V based SoCs and subsystems. He holds a Masters degree in VLSI and Embedded System and has published several papers in various international conferences.
  • Timezone
  • Filter By Date RISC-V Summit Dec 6 - 8, 2021
  • Filter By Venue San Fransisco, CA
  • Filter By Type
  • Beyond the RISC-V ISA
  • Breaks
  • Demo Theater
  • Expo Hall
  • Industry Targeted Solutions
  • Keynote Sessions
  • Registration
  • Software Stack Integration and Development Tools
  • Talk Type
  • Presentation Slides Attached