---

---

Director of software engineering at Syntacore, company developing microprocessor IP based on RISC-V architecture and co-founder of RISC-V International. I have 15+ years of experience in compilers, code-generation and optimizations for novel ISA and processor micro-architectures, development of debugging, profiling and simulation tools, design of domain-specific and architecture description languages for co-design. Worked at academia and industry including Intel, RWTH, Huawei, Synopsys, published papers and talks at international conferences such as LLVM, DATE, DAC, HPCA.