RISC-V Summit has ended
December 6-8, 2021 | San Fransisco, CA + Virtual
Learn More & Register Now

avatar for Sriram Rajagopal

Sriram Rajagopal

Head System Engineering
Sriram has 17 years of distinguished history as a Systems Architect for wireless communications. He brings a unique perspective to complex wireless deployments having worked on both endpoints of the network - UEs and Base stations. His career spans from designing and deploying industry defining 5G Massive MIMO systems for wireless operators, to working on MAC scheduler and system designs for large scale systems, to physical layer algorithms. In his current role as Head of Systems Design at EdgeQ, Sriram is responsible for architecting the world's first 5G+AI Base station on a chip.

Prior to that, he was a Distinguished Engineer at Altiostar Networks having driven mass market field deployments and MAC scheduler optimizations. As Head of Physical Layer Systems at Beceem Communications, he led the design and deployment of the world's first 4G UE (WiMAX).
Sriram has 10 Issued Patents and 5 Conference Publications.

He holds a Masters Degree in Electrical Engineering from Stanford University and a Bachelors in Communications Engineering from University of Madras
  • Timezone
  • Filter By Date RISC-V Summit Dec 6 - 8, 2021
  • Filter By Venue San Fransisco, CA
  • Filter By Type
  • Beyond the RISC-V ISA
  • Breaks
  • Demo Theater
  • Expo Hall
  • Industry Targeted Solutions
  • Keynote Sessions
  • Registration
  • Software Stack Integration and Development Tools
  • Talk Type
  • Presentation Slides Attached